CSE 260M / ESE 260 Intro. To Digital Logic & Computer Design

Bill Siever & Jim Feher

This week

• Thursday:

Studio — Here / Seigle 301 Bring kits (1 per group)— will be used briefly

- Hw#6 Expected this week.
 - Will post to Piazza when available Will span week.

Chapter 5 & 6

Studio Review: Register File

- ALU will Need TWO inputs: need a memory structure that provides two values (I.e. dual output ports)
- The "Register File"
- Also supports writing (updating)



Chapter 6

Architectures

- "Architecture": Programmer's view of CPU
 - "Instruction Set Architecture" (ISA): Precise details of structure of cpu model, instructions, their semantics
 - Examples: RISC-V, ARM, MIPS, x86/IA64
 - Microarchitecture: How CPU is built to read/do ISA
 - Where Digital Logic becomes actual machine!

RISC-V ISA

- "Open Source" ISA
- Book Covers / PDF: www.yellkey.com/majority (good for 24 hours)
 - Assembly Language
 - Machine Language

Registers

Name	Register Number	Usage
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	х3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporaries
s0/fp	x8	Saved register / Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arguments / return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporaries

RISC-V Design Criteria

- 1. Favor regularity (things that are consistent) a = b+c => add a,b,c Subtract? (a=b-c)
 - => sub a,b,c
- 2. Make most used instructions fast (largest impact on performance)
- 3. Smaller is (usually) faster. Small, efficient memory can be key to performance. Like...the register file!
- 4. Can't do everything well: Compromises are necessary

Basic Model

- Machine is basically 2-3 memories + CPU
 - Registers (small, easy to use; Temporary/ephermeral)
 - Ex: You have 31, 32-bit data registers = 124 *Bytes*
 - RAM: Place for most data (Gigabytes!)
 - Program Memory: Possible in RAM or some additional "program memory"

Basic Model

- Machine has small primitive set of "commands" in a few rough categories:
 - Data Manipulation: "Computation" (typically uses an ALU) add t0,t1,t2
 - Data Movement: Move data between registers and RAM or initializing values lw t0, 8(sp) li t1,5
 - Flow Control: Controlling what instruction happens next (loops, if/else, functions) beq t0,t1, done

"Stored Program" Concept

- Assembly instructions can be represented by numbers
 - A substitution code: Replace symbols with numbers using pattern
- Convert to add t0,t1,t2 to machine code (32-bit hexadecimal) (Hint: t0 = x05)
 - What about sub t0,t1,t2 ?
 - Why a 1?

Assembly Language Programming Basic Data Manipulation (ALU)

- (Independent / non-cumulative) Examples: Assuming a in s0, b in s1, etc.
 - a = b+c-d
 - a = b+4
 - a = 7
 - a = b

Big Picture: add t0, t1, t2



Loops & Labels: Basic

- Label: Used in assembly language...to label a line of code
 - Instructions are in a memory
 - They have an index
 - Labels turn into a number for that index
- Syntax: identifier:
- Use: Loops, if/else (decisions), functions/methods

Loops & Labels: For-loop

Label: Used in assembly language...to label a line of code

```
// add the numbers from 0 to 9
int sum = 0; // Use s1
int i; // Use s0
for (i = 0; i < 10; i = i + 1) {
   sum = sum + i;
}</pre>
```

Data / RAM

- Arrays (in programming languages) are just a representation of a segment of RAM
 - So, RAM works like arrays index based
 - There's a "base": The index that it starts at
 - However, RAM is an array of BYTES
 - Data types like an `int` are 4 bytes

Data / RAM

- Assume array named `scores` starts at address 100. I.e., RAM[100]
 - What is the RAM index of scores[1]

Arrays

Next Time

• Studio